FORM PTO-1390

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

JC07 Rec'd PCT/PTO B LDEC 2001 ATTORNEY'S DOCKET NUMBER

60188-124

U.S. APPLIC. NO. (if known, see 37 CFR 1.5)

PRIORITY DATE CLAIMED

December 16, 1999

INTERNATIONAL APPLICATION NO.

INTERNATIONAL FILINGUEATE

TRANSMITTAL LETTER TO THE UNITED STATES

DESIGNATED/ELECTED OFFICE (DO/EO/US)
CONCERNING A FILING UNDER 35 U.S.C. (\$1 P E

PCT/JP00/05904 TITLE OF INVENTION

LIQUID CRYSTAL DRIVING CIRCUIT, SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, REFERENCE VOLTAGE BUFFERING CIRCUIT, AND METHOD FOR CONTROLLING THE SAME

DEC 3 1 2001

APPLICANTS FOR DO/EO/US

Yasuvuki DOI, Tetsuro OOMORI, Kazuvoshi NISHI

Applica	ant herewit	h submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:
<u>.</u>	\boxtimes	This is a FIRST submission of items concerning a filing under 35 U.S.C. 371.
2		This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371.
	, ⊠	This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).
4	\boxtimes	A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed pnority date.
155 154 154	- 🗵	A copy of the International Application as filed (35 U.S.C. 371(c)(2)) a. ☐ is transmitted herewith frequired only if not transmitted by the International Bureau). b. ☐ has been transmitted by the International Bureau. c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US)
r6.	\boxtimes	A translation of the International Application into English (35 U.S.C. 371(c)(2)).
[7] [1] [4]		Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3)) a. are transmitted herewith (required only in flot transmitted by the International Bureau). b. have been transmitted by the International Bureau. c. have not been made; however, the time limit for making such amendment has NOT expired. d. have not been made and will not be made.
8.		A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9.	\boxtimes	An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10.		A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).
Items	11. to 16. I	pelow concern other document(s) or information included:
11.	\boxtimes	An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12.	\boxtimes	An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13.	\exists	A FIRST preliminary amendment. A SECOND or SUBSEQUENT preliminary amendment.
14.		A substitute specification.
15.		A change of power of attorney and/or address letter.
16	M	Other items or information



- International Search Report prepared by the Japanese Patent Office. International Preliminary Examination Report in Japanese
 Front Page of Published International Application

- PCT/IB/301, 304, 308, 332

PATENT TRADEMARK OFFICE

TO / U 1 9 4 3 7 PCTJ/PO005504 E0188-124	U.S. APPLIC. NO. (if kn			INTERNATIONAL APPL	ICATION NO.	ATTORNEY'S DOCKET NUMBER					
17. The following fees are submitted: Basic National Fee (37 CFR 1.432(a)(1)-(4)): Search Report has been prepared by the EPO of JPO International positivitary examination for paid to USPTO (37 CFR 1.482) \$710.00 International positivitary examination for paid to USPTO (37 CFR 1.482) \$740.00 Notifier international preliminary examination for paid to USPTO (37 CFR 1.4482) \$740.00 Notifier international preliminary examination fee (37 CFR 1.4482) nor international search fee (27 CFR 1.448(a)(2)) paid to USPTO (37 CFR 1.4482) nor international search fee (27 CFR 1.448(a)(2)) paid to USPTO (37 CFR 1.4482) nor international search fee (27 CFR 1.448(a)(2)) paid to USPTO (37 CFR 1.482) nor international preliminary examination fee paid to USPTO (37 CFR 1.482) nor international search fee (27 CFR 1.448(a)(2)) paid to USPTO (37 CFR 1.482) \$100.00 ENTER APPROPRIATE BASIC FEE AMOUNT = \$100.00 Surcharge of \$130.00 for furnishing the cash or dediaration later than \$20 \$0.00 ENTER APPROPRIATE BASIC FEE AMOUNT = \$880.00 Surcharge of \$130.00 for furnishing the cash or dediaration later than \$20 \$0.00 ENTER APPROPRIATE BASIC FEE AMOUNT = \$880.00 Surcharge of \$130.00 for furnishing the cash or dediaration later than \$20 \$0.00 Surcharge of \$130.00 for furnishing the cash or dediaration later than \$20 \$0.00 International search (37 CFR 1.482(b)). TOTAL OF ABOVE CALCULATIONS = \$1254.00 Febogeneral Calculations (37 CFR 1.492(b)). Substortal = \$1254.00 Febocassing fee of \$130.00 for furnishing the English frantalation later than the \$2 \$0.00 Substortal = \$1254.00 Febocassing fee of \$130.00 for furnishing the English frantalation later than the \$2 \$0.00 Substortal = \$1254.00 A check in the amount of \$2 \$0.00 for Fr. 1.492(b). TOTAL FEES ENCLOSED = \$1254.00 A check in the amount of \$2 \$0.00 for Fr. 1.492(b). TOTAL FEES ENCLOSED = \$1254.00 A check in the amount of \$2 \$0.00 for Fr. 1.492(b). TOTAL FEES ENCLOSED = \$1254.00 for Fr. 1.137(a) or (b)) must be filed and granted to restore the application to pending status	10/	019437	,	PCT/JP00/05904		60188-124					
Basic National Fee (37 CFR 1.492(a)(1)-(5)): Search Report has been prepared by the EPR or JPO International preliminary examination fee paid to USPTO (37 CFR 1.482) No international preliminary examination fee paid to USPTO (37 CFR 1.482) Value international preliminary examination fee paid to USPTO (37 CFR 1.482) Value international preliminary examination fee (37 CFR 1.482)) No international preliminary examination fee (37 CFR 1.482)) No international preliminary examination fee (37 CFR 1.482)) No international preliminary examination fee (37 CFR 1.482)) International preliminary examination fee (37 CFR 1.482) No international preliminary examination fee (37 CFR 1.482) International preliminary examination fee factors and to Userion fee (38 60 00 00 00 00 00 00 00 00 00 00 00 00					CALCULATIONS	PTO USE ONLY					
Search Report has been prepared by the EPO or JPO \$990.00 International preliminary examination fee paid to USPTO (37 CFR 1.482) \$710.00 No international preliminary examination fee paid to USPTO (37 CFR 1.482) \$740.00 No international preliminary examination fee paid to USPTO (37 CFR 1.482) \$740.00 No international preliminary examination fee paid to USPTO (37 CFR 1.482) \$740.00 No international preliminary examination fee paid to USPTO (37 CFR 1.482) nor international preliminary examination fee paid to USPTO (37 CFR 1.482) nor international preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PcT Affolds 33(2);4) \$100.00 ENTER APPROPRIATE BASIC FEE AMOUNT = \$890.00 Surcharge of \$130.00 for furnishing the cash or dediaration later than 20 30 \$0.00 ENTER APPROPRIATE BASIC FEE AMOUNT = \$890.00 Surcharge of \$130.00 for furnishing the cash or dediaration later than 20 30 \$0.00 ENTER APPROPRIATE BASIC FEE AMOUNT = \$890.00 Surcharge of \$130.00 for furnishing the cash or dediaration later than 20 30 \$0.00 Findependent Claims 16	17. The following fees are submitted:										
No international preliminary examination fee paid to USPTIO (37 CFR 1.4452) but International search fee (37 CFR 1.445(a)(2)) paid to USPTIO (37 CFR 1.452) Neither international preliminary examination fee paid to USPTIO (37 CFR 1.482) nor international preliminary examination fee paid to USPTIO (37 CFR 1.482) nor international preliminary examination fee paid to USPTIO (37 CFR 1.482) and all claims satisfied provisions of PcT Article 33(2)(4) \$100.00 ENTER APPROPRIATE BASIC FEE AMOUNT = \$890.00 Surcharge of \$130.00 for furnishing the cath or declaration later than 20 30 \$0.00 ENTER APPROPRIATE BASIC FEE AMOUNT = \$890.00 Surcharge of \$130.00 for furnishing the cath or declaration later than 20 30 \$0.00 Let Claims Number Filed Number Extra Rate \$100.00 \$0.00 Let Claims 16 -20 0 x \$180.00 \$0.00 Total Claims 16 -20 0 x \$84.00 \$84.00 \$84.00 \$84.00 \$84.00 \$84.00 \$84.00 \$84.00 \$84.00 \$84.00 \$84.00 \$86.00	Basic National Fe Search Report has	e (37 CFR 1.492(a)(1 been prepared by the									
but International search fee paid to USPTO (37 CPR 1.445(a)(2)) Neither international preliminary examination fee (37 CPR 1.45(a)(2)) paid to USPTO (37 CPR 1.45(a)(2)) paid to	International prelin	ninary examination fee									
international search fee (37 CFR 1.445(a)(2)) past to USPTO	but international se	earch fee paid to USP									
and all claims satisfied provisions of PCT Article 33(2)-(4) \$100.00 ENTER APPROPRIATE BASIC FEE AMOUNT = \$,860.00 Surcharge of \$130.00 for furnishing the path or destantion later than 20 30 \$0.00 Surcharge of \$130.00 for furnishing the path or destantion later than 20 30 \$0.00 Claims Number Filed Number Extra Rate Claims Number Filed Number Extra Rate Claims 16 -20 = 0 x \$18.00 \$0.00 Findependent Claims 4 -3 = 1 x \$84.00 \$84.00 Findependent Claims 4 -3 = 1 x \$84.00 \$84.00 Findependent Claims 4 -3 = 1 x \$84.00 \$84.00 Findependent Claims 5 5 5 5 5 Findependent Claims 10 -20 0 5 5 5 Findependent Claims 4 -3 = 1 x \$84.00 \$84.00 Findependent Claims 4 -3 = 1 x \$84.00 \$84.00 Findependent Claims 5 5 5 5 Findependent Claims 4 -3 = 1 x \$84.00 \$84.00 Findependent Claims 5 5 5 5 Findependent Claims 4 -3 = 1 x \$84.00 \$84.00 Findependent Claims 4 -3 = 1 x \$84.00 \$84.00 Findependent Claims 5 5 5 5 Findependent Claims 6 5 5 5 5 Findependent Claims 4 -3 = 1 x \$84.00 \$84.00 Findependent Claims 4 -3 = 1 x \$84.00 \$84.00 Findependent Claims 5 5 5 5 Findependent Claims 6 5 5 5 Findependent Claims 6 5 5 5 Findependent Claims 6 5 5 5 5 Findependent Claims 7 5 5 5	Neither internation international searc	al preliminary examin h fee (37 CFR 1.445(
Surcharge of \$130.00 for furnishing the cath or declaration later than 20 30 \$0.00 Surcharge of \$130.00 for furnishing the cath or declaration later than 20 30 \$0.00 Claims Number Filed Number Extra Rate Claims Number Filed Number Extra Rate Claims Number Filed Number Extra Rate Claims 16 20 0 x \$18.00 \$0.00 Findependent Claims 4 -3 1 x \$94.00 \$84.00 Substitution Substitut	International prelin and all claims satis	ninary examination fee sfied provisions of PC									
months from the earliest claimed priority date (37 CFR 1.492(e)). Local Claims Number Filed Number Extra Rate Total Claims 16 -20 = 0			\$ 890.00								
Total Claims 16 -20 = 0	Surcharge of \$130.00 for months from the earliest	r fumishing the oath of daimed priority date	\$ 0.00								
Additional dependent Claims	L. Claims	Number Filed		Number Extra	Rate						
### Autiple dependent claim(s) (if applicable)	Total Claims	16 -2	0 =	0	x \$18.00	\$0.00					
TOTAL OF ABOVE CALCULATIONS = \$1254.00 Reduction by 1/2 for filing by small entity, if applicable. Verified Small Entity Statement must also be \$0.00 SUBTOTAL = \$1254.00 Processing fee of \$130.00 for furnishing the English translation later than the \$\sigma 0.00 TOTAL NATIONAL FEE = \$1254.00 TOTAL FEES ENCLOSED = \$1294.00 Amount to be: feetunded charge of \$130.00 for furnishing the english translation taler than the \$100.00 for furnishing the english translation taler than the \$100.00 for furnishing the english translation taler than the \$100.00 for furnishing the english translation taler than the \$100.00 for furnishing the english translation taler than the \$100.00 for furnishing the english translation taler than the \$100.00 for furnishing the english translation taler than the \$100.00 for furnishing the english translation taler than the \$100.00 for furnishing the english translation taler than the \$100.00 for furnishing the english translation taler than the \$100.00 for furnishing the english translation taler than the \$100.00 for furnishing the english translation taler than the \$100.00 for furnishing the english translation taler than the \$100.00 for furnishing the english translation taler than the \$100.00 for furnishing the english translation to be \$100.00 for furnishing the english translation that the \$100.00 for furnishing the en	independent Claims	4 -	3 =	1	x \$84.00	\$ 84.00					
TOTAL OF ABOVE CALCULATIONS = \$1254.00 Reduction by 1/2 for filing by small entity, if applicable. Verified Small Entity Statement must also be \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing the English translation later than the 20 30 \$0.00 Processing fee of \$130.00 for furnishing translatio	Multiple dependent dain	n(s) (if applicable)			+ \$280.00	\$ 280.00					
SUBTOTAL = \$ 1254.00 Forcessing fee of \$130.00 for furnishing the English translation later than the 20 30 \$ 0.00	-		\$1254 00								
**Processing fee of \$130.00 for furnishing the English translation later than the \$\begin{array}{c} 20 \end{array} 30 \\ **Processing fee of \$130.00 for furnishing the English translation later than the \$\begin{array}{c} 20 \end{array} 30 \\ **Processing fee of \$130.00 for furnishing the English translation later than the \$\begin{array}{c} 20 \end{array} 30 \\ **TOTAL NATIONAL FEE = \$1254.00 \end{array} **TOTAL FEES ENCLOSED = \$1294.00 \end{array} **Amount to be: refunded charged \$1294.00 \end{array} **TOTAL FEES ENCLOSED = \$1294.00 \end{array} **TOTAL FEES ENCLOS	Reduction by 1/2 for filin filed. (Note 37 CFR 1.9)	g by small entity, if ap , 1.27, 1.28).	Statement must also be	\$ 0.00							
Find the seriliest claimed priority date (37 CFR 1.492(f)). + TOTAL NATIONAL FEE = \$ 1254.00 Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property + \$ 40.00 TOTAL FEES ENCLOSED = \$ 1294.00 Amount to be: \$ 1294.00 a.	100				SUBTOTAL =	\$ 1254.00					
The for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property TOTAL FEES ENCLOSED = \$1294.00 Amount to be refunded charged \$1294.00 a. A check in the amount of \$ to cover the above fees is enclosed. b. A please charge my Deposit Account No. \$00417 in the amount of \$1294.00 to cover the above fees. A duplicate copy of this sheet is enclosed. c. The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. \$00417 in the amount of \$1294.00 to cover the above fees. A duplicate copy of this sheet is enclosed. NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status. SEND ALL CORRESPONDENCE TO: SIGNATURE Michael E. Fdgant/ McDERMOTT, WILL & EMERY McDERMOTT, WILL & EMERY McDERMOTT, WILL & EMERY REGISTRATION NUMBER December 31, 2001	Processing fee of \$130.	00 for furnishing the E t claimed priority date	nglis (37 (sh translation later than the CFR 1.492(f)).		\$ 0.00					
TOTAL FEES ENCLOSED = \$1294.00 Amount to be: refunded charged \$1294.00 a. A check in the amount of \$ to cover the above fees is enclosed. b. Please charge my Deposit Account No. 500417 in the amount of \$1294.00 to cover the above fees. A duplicate copy of this sheet is enclosed. c. A check in the Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 500417. A duplicate copy of this sheet is enclosed. NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status. SEND ALL CORRESPONDENCE TO: SIGNATURE Michael E. Fdgard: NAME 38,139 REGISTRATION NUMBER December 31, 2001			\$ 1254.00								
Amount to be: animal an	Fee for recording the en accompanied by an app	closed assignment (3 ropriate cover sheet (\$ 40.00								
refunded charged \$ 1294.00 a. A check in the amount of \$ to cover the above fees is endosed. b. Please charge my Deposit Account No. 500417 in the amount of \$ 1294.00 to cover the above fees. A duplicate copy of this sheet is endosed. c. A The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 500417. A duplicate copy of this sheet is enclosed. NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status. SEND ALL CORRESPONDENCE TO: SIGNATURE Michael E. Fdgard NAME 38,139 REGISTRATION NUMBER December 31, 2001			\$1294.00								
a. A check in the amount of \$ to cover the above fees is enclosed. b. Please charge my Deposit Account No. 500417 in the amount of \$ 1294.00 to cover the above fees. A duplicate copy of this sheet is enclosed. c. A The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 500417. A duplicate copy of this sheet is enclosed. NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status. SEND ALL CORRESPONDENCE TO: SIGNATURE Michael E. Fdgary NAME 36,139 REGISTRATION NUMBER Q2021 758-8000				s							
b. Please charge my Deposit Account No. 500417 in the amount of \$ 1294.00 to cover the above fees. A duplicate copy of this sheet is enclosed. c. The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 500417. A duplicate copy of this sheet is enclosed. NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status. SEND ALL CORRESPONDENCE TO: SIGNATURE Michael E. Fdgary NAME 36,139 REGISTRATION NUMBER (202) 758-8000			charged	\$ 1294.00							
is enclosed. c. SThe Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 500417. A duplicate copy of this sheet is enclosed. NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status. SEND ALL CORRESPONDENCE TO: SIGNATURE Michael E. Fdgary NAME 36,139 REGISTRATION NUMBER (202) 758-8000 December 31, 2001	a. 🗆 A.c										
Account No. 500417. A duplicate copy of this sheet is enclosed. NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status. SEND ALL CORRESPONDENCE TO: SIGNATURE Michael E. Fdgany McDERMOTT, WILL & EMERY 600 13 th Street, N.W. Washington, DC 20005-3096 (202) 758-8000 December 31, 2001	b. 🛚 Ple is enclosed.	Description: Deposit Account No. 500417 in the amount of \$ 1294.00 to cover the above fees. A duplicate copy of this sheet is enclosed.									
and granted to restore the application to pending status. SEND ALL CORRESPONDENCE TO:	c. The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 500417. A duplicate copy of this sheet is enclosed.										
SIGNATURE Michael E. Fogans	NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.										
SIGNATURE Michael E. Fogans											
McDERMOTT, WILL & EMERY NAME 600 13 th Street, N.W. 36,139 Vasahington, D.C. 20005-3096 REGISTRATION NUMBER (202) 758-8000 December 31, 2001	SEND ALL CORRESPO	INDENCE TO:		SIG	NATURE						
600 13 th Street, N.W. 36,139 Washington, DC 20005-3096 (202) 756-8000 REGISTRATION NUMBER December 31, 2001				Mic	hael E. Fogart						
Washington, DC 20005-3096 REGISTRATION NUMBER (202) 758-8000 December 31, 2001		EMERY									
(202) 758-8000 December 31, 2001	1	-3096									
	n ·	0000									
	H .	37				ALCOMA CONTRACTOR OF THE PARTY					

25

5

11 pts

DESCRIPTION

LIQUID CRYSTAL DRIVING CIRCUIT,

SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE,

REFERENCE VOLTAGE BUFFERING CIRCUIT, AND

METHOD FOR CONTROLLING THE SAME

TECHNICAL FIELD

The present invention relates to a liquid crystal driving circuit for driving a liquid crystal element, a semiconductor chip arranged in the liquid crystal driving circuit, and a reference voltage buffering circuit formed in the semiconductor chip.

BACKGROUND ART

A liquid crystal panel, and a liquid crystal module obtained by adding a driving circuit to the liquid crystal panel, are known in the prior art, in which the liquid crystal panel includes a liquid crystal material interposed between a pair of glass substrates opposing each other, and is capable of displaying various types of visual information such as patterns, characters and symbols by utilizing the nature of the liquid crystal material of changing the light transmittance thereof according to the orientation thereof in response to a voltage applied between the pair of glass substrates.

25

5

FIG. 9 is a plan view illustrating a conventional liquid crystal module 100. As illustrated in the figure, the liquid crystal module 100 can be divided into a liquid crystal panel 101 and a driving circuit for driving liquid crystal elements 102 in a liquid crystal display section 101a of the liquid crystal panel 101. A pair of glass substrates interposing a liquid crystal material therebetween are provided in the liquid crystal display section 101a of the liquid crystal panel 101. The liquid crystal elements 102 and TFTs 103 are arranged in a matrix pattern between one of the glass substrates (the upper glass substrate), which is shown in FIG. 9, and the counter glass substrate (the lower glass substrate), which is not shown in FIG. 9. Each liquid crystal element 102 includes a liquid crystal material interposed between a transparent electrode formed on the lower surface of the upper glass substrate and a counter transparent electrode formed on the upper surface of the counter glass substrate, for example. Moreover, each TFT 103 is a transistor connected to the transparent electrode on the lower surface of the upper glass substrate for controlling the voltage of the transparent electrode.

Moreover, the driving circuit includes: a plurality of (eight in this example) source drivers 104 for controlling the respective source voltages of the TFTs 103; gate drivers 105 for controlling the respective gate voltages of the TFTs 103; a voltage production/control circuit 120 for producing

10

15

20

25

voltage signals and control signals to be supplied to the source drivers 104 and the gate drivers 105; a first wiring substrate 110 provided between the voltage production/control circuit 120 and the source drivers 104; and a second wiring substrate 112 provided between the voltage production/control circuit 120 and the gate drivers 105. The first wiring substrate 110 and the source drivers 104 are connected to each other via flexible wires 111, and the second wiring substrate 112 and the gate drivers 105 are connected to each other via flexible wires 113. The source drivers 104 and the gate drivers 105 of the driving circuit are arranged in the liquid crystal panel 101 excluding the liquid crystal display section 101a, thus forming a so-called COG (Chip On Glass) The source drivers 104 are individually type structure. formed respectively on eight LSI chips, for example.

In the liquid crystal panel 101, a large number of data lines 106 extend from the source drivers 104 of the driving circuit along columns shown in FIG. 9 into the liquid crystal display section 101a, and the data lines 106 are connected to the respective sources of the TFTs 103. Moreover, a large number of gate lines 107 extend from the gate drivers 105 along rows shown in FIG. 9 into the liquid crystal display section 101a, and the gate lines 107 are connected to the respective gates of the TFTs 103. The modes in which the voltage to be applied across the liquid crystal element 102 is controlled include, with the voltage polarity

25

5

when the transparent electrode is at a higher potential than counter transparent electrode being defined the "positive": a mode of a first type in which the voltage of the TFT-side transparent electrode is controlled to voltage values in n steps (64 steps in this example) while switching the voltage of the counter transparent electrode to be positive and negative at regular time intervals; and a mode of a second type in which the voltage of the TFT-side transparent electrode is alternately inverted to voltage values in n steps in the positive and negative directions (64 steps each, or 128 steps in total, in this example) at regular time intervals while maintaining the voltage of the counter transparent electrode at a constant level (e.g., the intermediate potential of VDD/2). Both modes are designed so that an error in brightness due to deterioration of the liquid crystal material can be avoided as long as the voltage applied across the liquid crystal element 102 is always of the same polarity.

FIG. 10 is a block circuit diagram schematically illustrating the structure of a conventional source driver 104A of the first type. As illustrated in the figure, the source driver 104A includes therein: pads 133 to which reference voltage wires 131 are mechanically connected; a reference voltage production resistor section 132 for receiving signals from the reference voltage wires 131 to produce subdivided reference voltages; a large number of

25

5

voltage level selection circuits 134 connected to the reference voltage production resistor section 132; and output buffers 135 arranged on the subsequent-stage side of the respective voltage level selection circuits 134. Thus, voltage-related signals are produced in the source driver 104A as much as possible, with only the reference voltage being externally produced.

The reference voltage wires 131 are wires connecting the voltage production/control circuit 120 to the source driver 104A, some of the reference voltage wires 131 being the flexible wires 111. Note that other than the reference voltage wires, data signal lines (e.g., 6 bits) are also connected to the source driver 104A, and the first wiring substrate 110 has a structure including a number of substrate layers stacked together for supporting the very large number of wires.

The reference voltage production resistor section 132 controls the orientation of one liquid crystal element 102 in n steps (e.g., 64 steps) so as to give n steps (e.g., 64 steps) of brightness. For example, ten reference voltage wires 131 carrying therethrough signals of ten steps of voltage values different from one another are connected to the reference voltage production resistor section 132 so that the ten steps of voltage values are further subdivided into 64 steps of voltage values by the reference voltage production resistor section 132. Moreover, the first wiring

25

5

substrate 110 described above is for supporting the reference voltage wires 131, etc.

Each voltage level selection circuit 134 receives a voltage signal from the reference voltage production resistor section 132 via n signal lines, and the voltage level selection circuit 134 allows a voltage signal supplied from one of the n signal lines passes therethrough under the control of a voltage selection control signal Svs so that the voltage signal is output to the data line 106 via the output buffer 135. Thus, the voltage to be applied, via the TFT 103, between the pair of transparent electrodes interposing the liquid crystal element 102 therebetween is controlled to be one of 64 steps by using the voltage selection control signal Svs, thereby controlling the brightness of light passing through the liquid crystal element 102. Moreover, for example, 384 voltage level selection circuits 134 are provided in each source driver 104A in a case of a color display.

Moreover, FIG. 11 is a block circuit diagram schematically illustrating the structure of a conventional source driver 104B of the second type. As illustrated in the figure, the source driver 104B includes therein: a positive-side reference voltage production resistor section 132a for receiving a reference voltage whose potential is higher than that of the intermediate voltage applied to the counter transparent electrode; and a negative-side reference voltage

25

5

production resistor section 132b for receiving a reference voltage whose potential is lower than that of intermediate voltage applied to the counter transparent electrode. Each voltage level selection circuit 134 can be divided into a positive-side voltage level selection circuit 134a for receiving the output from the positive-side reference voltage production resistor section 132a, and a negative-side voltage level selection circuit 134b for receiving the output from the negative-side reference voltage production resistor section 132b. The positive-side voltage level selection circuits 134a and the negative-side voltage level selection circuits 134b are arranged alternately. The output from the positive-side voltage level selection circuits 134a and the output from the negative-side voltage level selection circuits 134b are alternately switched to one another so as to be supplied to the output buffers 135, 135 provided on the output side thereof, by a selector 136 receiving the outputs from the positive-side voltage level selection circuit 134a and the negative-side voltage level selection circuit 134b according to a selector control signal Thus, voltage signals that are alternately switched between a high level and a low level at regular time intervals are output from the two output buffers 135, 135 Specifically, voltages of the adjacent to each other. opposite polarities are always applied across the liquid crystal elements 102 connected to the adjacent data lines 106,

25

5

with the polarities being inverted at regular time intervals. Thus, the source driver 104B provided in a liquid crystal module of the second type switches the voltages of the adjacent data lines 106 between the high level and the low level so that the voltage applied across each liquid crystal element 102 is switched between a positive value and a negative value at regular time intervals.

PROBLEMS TO BE SOLVED BY THE INVENTION

For either the first type or the second type as described above, it is required that there are little variations in the voltage value of the reference voltage to be supplied to the source driver 104. This is because when a voltage on the order of one volt is subdivided into 64 gray scales or 256 gray scales, for example, the voltage interval after the subdivision will be about 10 to 20 mV. Due to such a requirement, the first wiring substrate 110 and the source drivers 104 are connected to each other by the flexible wires 111 whose resistance is on the order of 1 so as to supply produced by the voltage reference voltage the production/control circuit 120 with as little voltage drop as possible.

However, a problem common to the conventional liquid crystal modules of the first and second types is the complexity in the structure of the reference voltage wiring for supplying reference voltages to the source drivers.

25

5

Particularly, along with the developments in image display systems for computer graphics, etc., there has been an increasing demand for subdividing the voltage signals supplied from the source drivers, and it is expected that the number of wires will further increase. Therefore, in the structure illustrated in FIG. 9, the first wiring substrate 110, which is connected to the source drivers 104 via the flexible wires 111, has had a complicated structure including a large number of substrate layers stacked together, presenting a factor that inhibits a reduction in the total cost of a liquid crystal module.

An object of the present invention is to realize a reduction in the size and/or the total cost of a liquid crystal module by taking measures for simplifying the structure of the wiring for supplying reference voltages while suppressing the variations in the voltage value of the reference voltages to be supplied to the source drivers.

DISCLOSURE OF THE INVENTION

A liquid crystal driving circuit of the present invention is a liquid crystal driving circuit in which a plurality of source drivers for driving a liquid crystal element are arranged on a liquid crystal panel, the liquid crystal driving circuit including: a reference voltage production circuit for producing a plurality of reference voltages for driving the liquid crystal element; and a

25

5

plurality of reference voltage wires for supplying the plurality of reference voltages, produced by the reference voltage production circuit, to the source driver circuit devices, respectively, the reference voltage wires extending through an area on the liquid crystal panel and an area on each of the source driver circuit devices.

In this way, reference voltages, which in the prior art are supplied to the source driver circuits via wire members such as flexible wires, are supplied via reference voltage wires provided on the liquid crystal panel, whereby it is possible to simplify the structure of a wiring substrate, which in the prior art is provided for the reference voltage wires, etc. Therefore, it is possible to realize a reduction in the size and the total cost of a liquid crystal display device by, for example, reducing the number of wiring substrate layers to be stacked together.

It is preferred that the source driver circuit device includes: a plurality of in-chip reference voltage wires extending from one end to the other end of the source driver circuit device for supplying a plurality of reference voltages different from one another; the same number of branch reference voltage wires branching off from the plurality of in-chip reference voltage wires, respectively; the same number of buffers for receiving and then outputting reference voltages supplied from the plurality of branch reference voltage wires, respectively; and a selection

25

5

circuit for selecting, as a voltage for driving the liquid crystal element, one of the reference voltages supplied from the plurality of buffers.

When the reference voltage wires are provided on the liquid crystal panel, a voltage drop may occur in the reference voltages input to the source driver circuits as a current flows through a reference voltage wire, due to an increase in the resistance value of the reference voltage wire between chips, etc. In contrast, when a buffer is provided on the preceding-stage side of the selection circuit, a current having passed through a buffer does not flow through a reference voltage wire that is connected to the selection circuit, whereby it is possible to supply an appropriate driving voltage to each liquid crystal element.

A semiconductor integrated circuit device of the present invention is a semiconductor integrated circuit device provided in a liquid crystal module and carrying thereon a source driver circuit for driving a liquid crystal element, wherein the source driver circuit includes: a plurality of in-chip reference voltage wires extending from one end to the other end of the semiconductor integrated circuit device for supplying a plurality of reference voltages different from one another; the same number of branch reference voltage wires branching off from the plurality of in-chip reference voltage wires, respectively; the same number of buffers for receiving and then outputting

25

5

reference voltages supplied from the plurality of branch reference voltage wires, respectively; and a selection circuit for selecting, as a voltage for driving the liquid crystal element, one of the reference voltages supplied from the plurality of buffers.

In this way, it is possible to provide a semiconductor integrated circuit device made of a semiconductor chip that can be used for providing a liquid crystal driving circuit as described above in which reference voltage wires are provided on a panel.

It is possible to obtain a semiconductor integrated circuit device suitable for a liquid crystal panel for displaying images of an increased definition by employing a structure where the semiconductor integrated circuit device further includes a subdivided voltage production circuit for receiving an output voltage from each of the buffers so as to produce subdivided voltages obtained by subdividing the plurality of reference voltages, and then outputting the subdivided voltages to the selection circuit, wherein the selection circuit selects one of the subdivided voltages.

When the buffer has an offset canceling function for reducing a potential difference between an input voltage and an output voltage, it is possible to supply a high precision reference voltage with little variations.

The buffer may include: an operator for receiving an input voltage to the buffer at one terminal and an output

25

1 No. 15

5

voltage of the operator itself at the other terminal, and operating so that the output voltage is equal to the input voltage; a capacitor including a first electrode and a second electrode for storing a charge corresponding to a voltage difference between the input voltage and the output voltage; an input-side node for introducing the input voltage to the operator; a first node connected to the first electrode of the capacitor; a second node connected to the second electrode of the capacitor; a third node for receiving the output voltage from the operator; a first switching element provided between the second and the third node; a second switching element provided between the first node and a node on an input side of the operator; and a third switching element provided between the first node and the third node.

It is possible to output more stable reference voltages by further including a closed circuit added to the second node, the closed circuit including therein a fifth switching element for compensating for an electric change in the second node due to switching of the first switching element.

It is preferred that the buffer includes two buffering circuits arranged in parallel to each other between an input-side node for receiving an externally produced reference voltage as the input voltage and an output-side node for sending out the output voltage; and each of the buffering circuits includes: an operator for receiving the

25

5

input voltage at one terminal and an output voltage of the operator itself at the other terminal, and operating so that the output voltage is equal to the input voltage; a capacitor including a first electrode and a second electrode for storing a charge corresponding to a voltage difference between the input voltage and the output voltage; a first node connected to the first electrode of the capacitor; a second node connected to the second electrode of the capacitor; a third node for receiving an output signal from the operator; a first switching element provided between the second node and the third node; a second switching element provided between the first node and the input-side node; a third switching element provided between the first node and the output-side node.

In this way, while a capacitor is storing a charge corresponding to an offset voltage in one of the buffering circuits, the buffering circuit can be electrically cut off from an output-side node, with an offset-canceled reference voltage being output from the other buffering circuit to the output-side node. Then, it is possible to always output an offset-canceled reference voltage by alternately reversing the state, and to reduce the inactive period during which the output needs to be stopped.

A reference voltage buffering circuit of the present invention is a reference voltage buffering circuit provided

25

5

in a source driver circuit for driving a liquid crystal element of a liquid crystal module, wherein: the reference voltage buffering circuit includes two buffering circuits arranged in parallel to each other between an input-side node for receiving an externally produced reference voltage as an input voltage and an output-side node for sending out an output voltage; and each of the two buffering circuits includes: an operator for receiving the input voltage at one terminal and an output voltage of the operator itself at the other terminal, and operating so that the output voltage is equal to the input voltage; a capacitor including a first electrode and a second electrode for storing a charge corresponding to a voltage difference between the input voltage and the output voltage; a first node connected to the first electrode of the capacitor; a second node connected to the second electrode of the capacitor; a third node for receiving an output signal from the operator; a first switching element provided between the second node and the third node; a second switching element provided between the first node and the input side of the operator; a third switching element provided between the first node and the output-side node; and a fourth switching element provided between the third node and the output-side node.

In this way, while a capacitor is storing a charge corresponding to an offset voltage in one of the buffering circuits, the buffering circuit can be electrically cut off

25

5

from an output-side node, with an offset-canceled reference voltage being output from the other buffering circuit to the output-side node. Then, it is possible to always output an offset-canceled reference voltage by alternately reversing the state.

The reference voltage buffering circuit may further include a closed circuit added to the second node, the closed circuit including therein a fifth switching element for compensating for an electric change in the second node due to switching of the first switching element. In this way, it is possible to compensate for the variations in the voltage at the second node by canceling the parasitic capacitance of the second switching element, thereby stabilizing the output voltage from the operator.

A method for controlling a reference voltage buffering circuit of the present invention is a method for controlling a reference voltage buffering circuit, including two buffering circuits arranged in parallel to each other, each of the buffering circuits including: an operator provided between an input-side node and an output-side node for operating so that an output voltage is equal to an input voltage; a capacitor including a first electrode and a second electrode; a first node connected to the first electrode of the capacitor; a second node connected to the second electrode of the capacitor; a third node for receiving an output signal from the operator; a first switching element

25

5

provided between the second node and the third node; a second switching element provided between the first node and the input side of the operator; a third switching element provided between the first node and the output-side node; and a fourth switching element provided between the third node and the output-side node, wherein: in each of the buffering circuits, in an output mode in which a reference voltage is output from the buffering circuit, the third and fourth switching elements are placed in a conductive state while the first and second switching elements are placed in a non-conductive state; and in a charge storing mode in which the capacitor of the buffering circuit stores a charge, the third and fourth switching elements are placed in a non-conductive state while the first and second switching elements are placed in a conductive state while the first and second switching elements are placed in a conductive state.

With this method, while a capacitor is storing a charge corresponding to an offset voltage in one of the buffering circuits, the buffering circuit can be electrically cut off from an output-side node, with an offset-canceled reference voltage being output from the other buffering circuit to the output-side node. Then, it is possible to always output an offset-canceled reference voltage by alternately reversing the state, and to reduce the inactive period during which the output needs to be stopped.

The reference voltage buffering circuit may further include a closed circuit added to the second node, the closed

25

5

circuit including therein a fifth switching element for canceling out an electric change in the second node due to switching of the first switching element; and when the first switching element is switched between a conductive state and a non-conductive state from one to another, the fifth switching element may be switched reversely in an interlocking manner. In this way, it is possible to output a stable reference voltage from the operator as described above.

When switching from a state where one of the two buffering circuits is in the output mode while the other buffering circuit is in the charge storing mode to another state where the one buffering circuit is in the charge storing mode while the other buffering circuit is in the output mode, the third and fourth switching elements of the other buffering circuit may be switched to a conductive state after the third and fourth switching elements of the one buffering circuit are switched to a non-conductive state. In this way, it is possible to reliably prevent an offset reference voltage from being output to the output-side node also when switching a control mode to another.

When the third and fourth switching elements of the one buffering circuit are switched to a non-conductive state, the third switching element may be switched to a non-conductive state after the fourth switching element is switched to a non-conductive state. When the third and fourth switching elements of the other buffering circuit are

switched to a conductive state, the fourth switching element may be switched to a conductive state after the third switching element is switched to a conductive state.

5 BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 is a plan view of a liquid crystal module used in each embodiment of the present invention.
- FIG. 2 is a block circuit diagram schematically illustrating the structure of a source driver of a first type according to a first embodiment.
- FIG. 3 is an electric circuit diagram illustrating the structure of a reference voltage production resistor section of the source driver of the first type according to the first embodiment.
- FIG. 4(a), FIG. 4(b) and FIG. 4(c) are electric circuit diagrams illustrating the structure of a reference voltage production buffer having an offset canceling function, and a switch opening/closing control therefor, according to the first embodiment.
- 20 FIG. 5 is an electric circuit diagram illustrating the structure of a reference voltage production buffer of a second embodiment.
 - FIG. 6(a) and FIG. 6(b) are timing charts illustrating the procedure of controlling the opening/closing of each switch of the reference voltage production buffer of the second embodiment, and a variation thereof.

25

5

- FIG. 7 is a block circuit diagram schematically illustrating the structure of a source driver of a second type according to a third embodiment.
- FIG. 8 is a circuit diagram illustrating the structure of a positive-side reference voltage production resistor section and that of a negative-side reference voltage production resistor section according to the third embodiment.
 - FIG. $\mathbf{9}$ is a plan view of a conventional liquid crystal module.
 - FIG. 10 is a block circuit diagram schematically illustrating the structure of a conventional source driver of the first type.
 - FIG. 11 is a block circuit diagram schematically illustrating the structure of a conventional source driver of the second type.

BEST MODE FOR CARRYING OUT THE INVENTION

- FIRST EMBODIMENT -

FIG. 1 is a plan view of a liquid crystal module 90 used in each embodiment of the present invention. As illustrated in the figure, the liquid crystal module 90 used in the each embodiment of the present invention can be divided into a liquid crystal panel 1 and a driving circuit for driving liquid crystal elements 2 in a liquid crystal display section 1a of the liquid crystal panel 1. A pair of

25

5

glass substrates interposing a liquid crystal material therebetween are provided in the liquid crystal display section la of the liquid crystal panel 1. The liquid crystal elements 2 and TFTs 3 are arranged in a matrix pattern between one of the glass substrates (the upper glass substrate), which is shown in FIG. 1, and the counter glass substrate (the lower glass substrate), which is not shown in FIG. 1. Each liquid crystal element 2 includes a liquid crystal material interposed between a transparent electrode formed on the lower surface of the upper glass substrate and a counter transparent electrode formed on the upper surface of the counter glass substrate, for example. Moreover, each TFT 3 is a transistor connected to the transparent electrode on the lower surface of the upper glass substrate for controlling the voltage of the transparent electrode. Moreover, although not shown in FIG. 1, a color filter, the lower glass substrate, the counter transparent electrode, a polarization filter, etc., are provided, with a light illumination section, and the like, being provided underneath. The pair of glass substrates, the liquid crystal material, the transparent electrodes, the TFTs, the color filter, the polarization filter, etc., together form the liquid crystal panel 1.

Moreover, the driving circuit includes: a plurality of (eight in this example) source drivers 4 for controlling the respective source voltages of the TFTs 3; gate drivers 5

25

5

for controlling the respective gate voltages of the TFTs 3; and a voltage production/control circuit 20 for producing voltage signals and control signals to be supplied to the source drivers 4 and the gate drivers 5. Moreover, the liquid crystal module 90 includes: a first wiring substrate 10 provided between the voltage production/control circuit 20 and the source drivers 4; and a second wiring substrate 12 provided between the voltage production/control circuit 20 and the gate drivers 5. The first wiring substrate 10 and the source drivers 4 are connected to each other via flexible wires 11, and the second wiring substrate 12 and the gate drivers 5 are connected to each other via flexible wires 13. The source drivers 4 and the gate drivers 5 of the driving circuit are arranged on the glass substrate of the liquid crystal panel 1, thus forming a so-called COG (Chip On Glass) type structure. The source drivers 4 are individually formed respectively on eight LSI chips, for example.

In the liquid crystal panel 1, a large number of data lines 6 extend from the source drivers 4 of the driving circuit along columns shown in FIG. 1 into the liquid crystal display section 1a, and the data lines 6 are connected to the respective sources of the TFTs 3. Moreover, a large number of gate lines 7 extend from the gate drivers 5 along rows shown in FIG. 1 into the liquid crystal display section 1a, and the gate lines 7 are connected to the respective gates of the TFTs 3.

25

5

A feature of the present embodiment is that the reference voltage wires are not included in the flexible wires 11, but are provided separately as lead-side reference voltage wires 15 between the voltage production/control circuit 20 and one source driver 4, in combination with inter-chip reference voltage wires 16 (on-panel reference voltage wires) provided between the source drivers 4 and each made of a conductive line whose resistance value is on the order of 100 , and further with a plurality of (ten in the present embodiment) in-chip reference voltage wires that are formed in each source driver 4 so as to form a single continuous wiring structure together with the inter-chip reference voltage wires 16. The flexible wires 11 only include data supply wires, wires for supplying signals for controlling circuits in the source drivers 4, wires for supplying voltages for driving transistors of the circuits, etc.

FIG. 2 is a block circuit diagram schematically illustrating the structure of a source driver 4A of the first type according to the first embodiment. As illustrated in the figure, in the source driver 4A, which is made of an LSI chip, ten in-chip reference voltage wires 17 each made of a conductive line whose resistance value ranges from values on the order of 1 to values on the order of 100 are formed to extend from one end to the other end of the LSI chip. At both ends of each in-chip reference voltage wire 17, an

25

5

input-side pad 18a and an output-side pad 18b are provided for mechanical connection of the inter-chip reference voltage wire 16. Moreover, in the source driver 4A, a branch reference voltage wire 17a is provided branching off from each in-chip reference voltage wire 17. The source driver 4A includes: the same number of reference voltage production buffers 31 as the branch reference voltage wires 17a; a control circuit 30 for controlling the reference voltage production buffers 31; a reference voltage production resistor section 32 for receiving signals from the reference voltage production buffers 31 to subdivide the reference voltage into values of n steps (e.g., 64 steps); a large number of voltage level selection circuits 34 connected to the reference voltage production resistor section 32; and output buffers 35 arranged on the subsequent-stage side of the respective voltage level selection circuits 34.

Each voltage level selection circuit 34 receives a voltage signal from the reference voltage production resistor section 32 via n signal lines, and the voltage level selection circuit 34 allows a voltage signal supplied from one of the n signal lines passes therethrough under the control of a voltage selection control signal Svs so that the voltage signal is output to the data line 6 via the output buffer 35. Thus, the voltage to be applied, via the TFT 03, between the pair of transparent electrodes interposing the liquid crystal element 2 therebetween is controlled to be one

25

5

of 64 steps by using the voltage selection control signal Svs, thereby controlling the brightness of light passing through the liquid crystal element 2. Moreover, for example, 384 voltage level selection circuits 34 are provided in each source driver 4A in a case of a color display.

FIG. 3 is an electric circuit diagram illustrating the structure of the reference voltage production resistor section 32. As illustrated in the figure, the reference voltage production resistor section 32 includes (n-1) (63 in this example) resistors R1 to R63 connected together in series. It is designed so as to receive reference voltages VREFO to VREF9, subdivided in ten steps, from the respective branch reference voltage wires 17a, and then output voltage signals V0 to V63, subdivided in 64 steps, from the nodes between the resistors R1 to R63.

In the conventional liquid crystal module 100 illustrated in FIG. 9, a large number of wires, including the reference voltage wires, are carried on the first wiring substrate 110, and the reference voltages are supplied to the source drivers 104 via the flexible wires 111. In contrast, in the liquid crystal module 90 of the present embodiment illustrated in FIG. 1 to FIG. 3, the reference voltages are supplied from the voltage production/control circuit 20 to the source drivers 4 via the reference voltage wires 15, 16 and 17. Therefore, wires for supplying the reference voltages do not need to be carried on the first wiring

25

5

substrate 10, thereby accordingly simplifying the structure of the first wiring substrate 10. Thus, it is possible to realize a reduction in the size and the total cost of the liquid crystal module 90 by simplifying the structure of the first wiring substrate, which in the prior art is obtained by stacking together a large number of substrates.

As described above, the resistance value of the reference voltage wires 131 in the first wiring substrate 110 in the conventional liquid crystal module 100 is on the order of 1 , whereas the resistance value of the reference voltage wires 15, the in-chip reference voltage wires 17 and the inter-chip reference voltage wires 16 in the liquid crystal module 90 of the present embodiment ranges from values on the order of 1 to values on the order of 100 . Therefore, greater voltage drops are more likely to occur in the reference voltages to be received by those source drivers 4 that are further away from the voltage production/control circuit 20.

In view of this, in the present embodiment, the reference voltage production buffer 31 is provided immediately before the reference voltage production resistor section 32 of each source driver 4, so that there is no current that flows into/out of a reference voltage production resistor via a reference voltage wire, thereby suppressing a voltage drop even when the resistances of the reference voltage wires 15, 16, 17 and 17a are on the order of 100 .

25

5

Furthermore, measures for reducing as much as possible the difference between the input voltage and the output voltage (the offset voltage) of the reference voltage production buffer 31 are also taken. This will be described below.

FIG. 4(a), FIG. 4(b) and FIG. 4(c) are electric circuit diagrams illustrating the structure of a reference voltage production buffer 31A having an offset canceling function, and a switch opening/closing control therefor, according to the present embodiment.

As illustrated in FIG. 4(a), the reference voltage production buffer 31A includes an operational amplifier OPa, a capacitor Coff, and four switches SWa1, SWa2, SWb1 and SWb2. A non-inverted input terminal of the operational amplifier OPa is connected to the branch reference voltage wire 17a, which is an input-side signal line, via the input-side node NO. An inverted input terminal of the operational amplifier OPa is connected to one electrode of the capacitor Coff via a node N2. Moreover, the other electrode of the capacitor Coff is connected to a node N1, and the switch Sa2 is provided between the node N1 and the node NO. A closed circuit including the switch SWb1 therein is added to the node N2. An output-side terminal of the operational amplifier OPa is connected to a node N3, while the switch SWa1 is provided between the node N3 and the node N2 and the switch SWb2 is provided between the node N3 and the node N1. The switches

25

5

SWa1 and SWa2 are opened/closed by a control signal Sa output from the control circuit 30, and the switches SWb1 and SWb2 are opened/closed by a control signal Sb (a control signal that is different from the control signal Sa) output from the control circuit 30. Normally, the switches SWa1, SWa2, SWb1 and SWb2 are each made of a MOS transistor. The switch SWb1 is an operation compensation switch whose ON/OFF operation is inverted from that of the switch SWa1 so as to cancel the parasitic capacitance of the switch SWa1.

In the reference voltage production buffer 31A, no current will flow from the input-side node NO into the node N3 because of the presence of the operational amplifier OPa therebetween. Moreover, while a common operational amplifier functions as a differential amplifier for amplifying the difference between voltages received respectively from the two input terminals, the operational amplifier OPa in the present embodiment has a negative feedback type structure that provides a feedback by using one of the output voltages as an input voltage. The operational amplifier OPa having such a structure operates so that an output voltage Vout is equal to an input voltage Vin. However, with only the operational amplifier OPa being provided, a certain degree of potential difference, i.e., an offset voltage Voff, occurs between the input-side node NO and the output-side node N3. In view of this, the capacitor Coff is provided so as to cancel the offset voltage Voff.

25

5

The operation of the reference voltage production buffer 31A will be described with reference to FIG. 4(b) and FIG. 4(c). First, as illustrated in FIG. 4(b), the switches SWa1 and SWa2 are closed (turned ON) and the switches SWb1 and SWb2 are opened (turned OFF). At this time, the voltage at the node N1 equals the voltage value of the input voltage Vin, and the voltage at the node N2 equals a voltage value (Vin+Voff) obtained by adding the voltage value of the input voltage Vin to the offset voltage Voff of the operational amplifier OPa. Therefore, a charge corresponding to the offset voltage Voff of the operational amplifier OPa is stored in the capacitor Coff.

Then, as illustrated in FIG. 4(c), the switches SWa1 and SWa2 are opened (turned OFF) and the switches SWb1 and SWb2 are closed (turned ON) so that the charge having been stored in the capacitor Coff is not discharged. Then, a voltage obtained by canceling the offset voltage Voff is output as the output voltage Vout. In this way, it is possible to output a voltage that is generally equal to the voltage value of the input voltage Vin. Thereafter, the connection as illustrated in FIG. 4(b) and the connection as illustrated in FIG. 4(c) are alternately switched to one another at regular time intervals (the interval is not necessarily one clock cycle) so as to effect the offset canceling function.

By providing the reference voltage production buffer

25

5

31A with the offset canceling function as described above added thereto, it is possible to supply a high-precision voltage value, as a reference voltage before subdivision, from the reference voltage wire 17 to the reference voltage production resistor section 32, and thus to suppress the variations in the control voltage values to be applied to the liquid crystal elements 2.

- SECOND EMBODIMENT -

In the reference voltage production buffer 31A of the first embodiment having the offset canceling function as illustrated in FIG. 4(a), a reference voltage value supplied from a reference voltage wire is offset to the voltage at the node N3 being (Vin+Voff), and this offset reference voltage is output in the state illustrated in FIG. 4(b). However, it is necessary to keep the state of FIG. 4(b) until the capacitor Coff is charged with the offset voltage Voff. As this time period increases, the time period during which the offset-canceled voltage value is supplied to the reference voltage production resistor section 32 as a reference voltage is shortened. Therefore, it may not be possible to address lower voltages and higher definitions that may be achieved in the future.

In view of this, an example where a reference voltage production buffer capable of more reliably realizing the offset cancellation is provided will be described in the

25

5

present embodiment. The present embodiment employs the basic structures of the liquid crystal module 90, the source drivers 4 and the reference voltage production resistor section 32 as those in the first embodiment (see FIG. 1 to FIG. 3).

FIG. 5 is an electric circuit diagram illustrating the structure of a reference voltage production buffers 31B of the present embodiment. The reference voltage production buffers 31B of the present embodiment includes: a first buffering circuit 31Ba including the operational amplifier OPa, the capacitor Coff and five switches SWal, SWa2, SWb1, SWb2 and SWc; and a second buffering circuit 31Bb including the operational amplifier OPa, the capacitor Coff and five switches SWa1, SWa2, SWb1, SWb2 and SWd. In the first buffering circuit 31Ba, the non-inverted input terminal of the operational amplifier OPa is connected to the branch reference voltage wire 17a, which is an input-side signal line, via the input-side node NO. The inverted input terminal of the operational amplifier OPa is connected to one of the electrodes of the capacitor Coff via a node N2a. Moreover, the other electrode of the capacitor Coff is connected to a node N1a, and the switch Swa2 is provided between the node N1a and the node N0. A closed circuit including the switch Swb1 therein is added to the node N2a. An output-side terminal of the operational amplifier OPa is connected to a node N3a, while the switch SWal is provided

25

5

between the node N3a and the node N2a. Furthermore, the switch SWc is provided between an output-side node N4, which is to be a reference signal output section, and the node N3a, and the switch SWb2 is provided between the output-side node N4 and the node N1a. Moreover, the control circuit 30 outputs control signals Sa, Sb, Sc and Sd, which are different from one another.

The second buffering circuit 31Bb includes the switch swd in place of the switch swc in the first buffering circuit 31Ba, the switches SWb1 and SWb2 in place of the switches SWal and SWa2, the switches SWal and SWa2 in place of the switches SWb1 and SWb2, and nodes N1b, N2b and N3b in place of the nodes N1a, N2a and N3a, respectively. In the first buffering circuit 31Ba and the second buffering circuit 31Bb, the switches SWa1 and SWa2 are opened/closed by the control signal Sa output from the control circuit 30, the switches SWb1 and SWb2 are opened/closed by the control signal Sb output from the control circuit 30, the switch SWc is opened/closed by the control signal Sc output from the control circuit 30, and the switch SWd is opened/closed by the control signal Sd output from the control circuit 30. Thus, it can be considered that the first buffering circuit 31Ba and the second buffering circuit 31Bb have basically the same circuit structure, with only the opening/closing control of the switches SW being reversed.

In the first embodiment, as illustrated in FIG. 4(a),

25

5

a common node (N3) is used in the reference voltage production buffer 31A as the node on the output side of the switch Swb2 and as the node on the output side of the switch Swa1. In contrast, in each of the buffering circuits 31Ba and 31Bb of the reference voltage production buffers 31B of the present embodiment illustrated in FIG. 5, the node on the output side of the switches Swb2 and Swa2 is connected directly to (forming a common node with) the output-side node N4 for outputting the output voltage Vout, while the nodes on the output side of the switches Swa1 and Swb1 are connected directly to (forming a common node with) the nodes N3a and N3b between the output side of the operational amplifier OPa and the switches Swc and Swd, respectively.

6(a) is a timing chart illustrating the FIG. procedure of controlling the opening/closing of each switch of the reference voltage production buffers 31B of the present embodiment. First, at timing t0, the control signals Sa and Sd are at a high level and the control signals Sb and Sc are at a low level, thereby closing (turning ON) the switches SWal, SWa2 and SWd while opening (turning OFF) the switches SWb1, SWb2 and SWc. Thus, the first buffering circuit 31Ba is cut off from the output-side node N4, and a reference voltage is output from the node N3b of the second buffering circuit 31Bb to the output-side node N4, which is the reference signal output section. At this time, the connection of the second buffering circuit 31Bb

25

5

substantially the same as that illustrated in FIG. 4(c), whereby an offset-canceled reference voltage is output from the output-side node N4, as already described above. On the other hand, the connection of the first buffering circuit 31Ba is substantially the same as that illustrated in FIG. 4(b), and the capacitor Coff is being charged with the offset voltage Voff.

Then, at timing t1, the state transitions to another with only the control signal Sd transitioning to the low level, thereby opening (turning OFF) the switch SWd. Then, at timing t2, the control signal Sa transitions to the low level, thereby opening (turning OFF) the switches SWa1 and SWa2, and thus cutting off the second buffering circuit 31Bb and the output-side node N4 from each other. On the other hand, the switches SWb2 and SWc of the first buffering circuit 31Ba remain open, whereby the first buffering circuit 31Ba and the output-side node N4 are also cut off from each other.

Then, at timing t3, the control signal Sb transitions to the high level, thereby closing (turning ON) the switches Swb1 and Swb2, and at timing t4, the control signal Sc transitions to the high level, thereby closing (turning ON) the switch Swc. Thus, the first buffering circuit 31Ba is turned into the state illustrated in FIG. 4(c), thereby outputting an offset-canceled reference voltage to the output-side node N4. In the second buffering circuit 31Bb,

25

5

on the other hand, the switches SWb1 and SWb2 are closed so that the capacitor Coff transitions to a charging state, but the second buffering circuit 31Bb is cut off from the outputside node N4 since the switches SWa2 and SWd are open.

Therefore, through timings t1 to t4, an output voltage (Vin+Voff) including the offset voltage Voff is not output, as the output voltage Vout, to the reference voltage production resistor section 32, whereby it is possible to supply only offset-canceled reference voltages except for a time period of several clock cycles.

Then, through timings t5 to t7, the switches SW are opened/closed in the reverse order from that through timings t1 to t4 as described above. Specifically, after the first buffering circuit 31Ba and the second buffering circuit 31Bb are cut off from the output-side node N4, the first buffering circuit 31Ba is switched to a charging state, and then switching is done so as to output an offset-canceled reference voltage from the second buffering circuit 31Bb to the output-side node N4.

On the other hand, between timings t2 and t3 and between timings t6 and t7, a produced signal is not output from either one of the buffering circuits 31Ba and 31Bb of the reference voltage production buffers 31B. However, each of these inactive periods is only about several clock cycles.

In the present embodiment, the offset canceling function can be obtained more reliably in addition to the

25

5

effect of the first embodiment described above. Specifically, with a single buffering circuit having the offset canceling function, it is required, due to its structure, that an output voltage including an offset voltage is output, or otherwise the output is stopped, during the charging period for realizing the offset cancellation. Therefore, the inactive period during which no reference voltage is output may be long.

In contrast, in the present embodiment, while one production circuit 31Ba (or 31Bb) is being charged, the other production circuit 31Bb (or 31Ba) can be operated to output an offset-canceled reference voltage, whereby it is possible to output only offset-canceled reference voltages while suppressing the inactive period to a length of about several clock cycles.

FIG. 6(b) is a timing chart according to a variation of the present embodiment, in which timings t1 and t2 are aligned with each other while timings t3 and t4 are aligned with each other. This variation is advantageous in that effects as those of the present embodiment can be provided, while the amount of time required for switching the first buffering circuit 31a and the second buffering circuit 31b between the charging state and the output state can be shortened from that of the timing chart illustrated in FIG. 6(a).

25

14

5

- THIRD EMBODIMENT -

A liquid crystal module including source drivers of the second type will be described in the present embodiment.

FIG. 7 is a block circuit diagram schematically illustrating the structure of a source driver 4B of the second type according to the present embodiment. illustrated in the figure, the source driver 4B includes a positive-side reference voltage production resistor section 32a for receiving a reference voltage whose potential is higher than that of the intermediate voltage applied to the counter transparent electrode; and a negativeside reference voltage production resistor section 32b for receiving a reference voltage whose potential is lower than that of the intermediate voltage applied to the counter transparent electrode. Each voltage level selection circuit 34 can be divided into a positive-side voltage level selection circuit 34a for receiving the output from the positive-side reference voltage production resistor section 32a, and a negative-side voltage level selection circuit 34b for receiving the output from the negative-side reference voltage production resistor section 32b. The positive-side voltage level selection circuits 34a and the negative-side voltage level selection circuits 34b are arranged alternately. The output from the positive-side voltage level selection circuits 34a and the output from the negative-side voltage level selection circuits 34b are alternately switched to one

10

15

20

25

another so as to be supplied to the output buffers 35, 35 provided on the output side thereof, by the selector 36 receiving the outputs from the positive-side voltage level selection circuit 34a and the negative-side voltage level selection circuit 34b according to the selector control signal Sse. Thus, voltage signals that are alternately switched between the high level and the low level at regular time intervals are output from the two output buffers 35, 35 adjacent to each other. Specifically, voltages of the opposite polarities are always applied across the liquid crystal elements 2 connected to the adjacent data lines 6, with the polarities being inverted at regular time intervals. Thus, the source driver 4B provided in a liquid crystal module of the second type switches the voltages of the adjacent data lines 6 between the high level and the low level so that the voltage applied across each liquid crystal element 2 is switched between a positive value and a negative value at regular time intervals.

Moreover, FIG. 8 is a circuit diagram illustrating the structure of the positive-side reference voltage production resistor section 32a and that of the negative-side reference voltage production resistor section 32b of the present embodiment. As illustrated in the figure, the positive-side reference voltage production resistor section 32a includes (n-1) (63 in this example) resistors R1 to R63 connected together in series. It is designed so as to

25

5

receive reference voltages VREF0 to VREF4, subdivided in five steps, from the respective branch reference voltage wires 17a, and then output voltage signals V0 to V63, subdivided in 64 steps, from the nodes between the resistors R1 to R63. The negative-side reference voltage production resistor section 32b includes (n-1) (63 in this example) resistors R65 to R127 connected together in series. It is designed so as to receive reference voltages VREF5 to VREF9, subdivided in five steps, from the respective branch reference voltage wires 17a, and then output voltage signals V65 to V127, subdivided in 64 steps, from the nodes between the resistors R65 to R127.

present embodiment, either the first embodiment or the second embodiment may be employed for the structure of the reference voltage production buffers 31. Also in the liquid crystal module of the present embodiment, as in the first embodiment, reference voltages are supplied from the voltage production/control circuit 20 to the source drivers 4 via the reference voltage wires 15, 16, 17 and 17a. Therefore, the wires for supplying reference voltages do not need to be carried on the first wiring substrate 10, whereby it is possible to accordingly simplify the structure of the first wiring substrate 10. Thus, it is possible to realize a reduction in the size and the total cost of the liquid crystal module by simplifying the structure of the second wiring substrate, which in the prior art is obtained by stacking together a large number of substrates.

25

5

Moreover, it is possible to suppress the variations in the voltage value to be applied across each liquid crystal element 2 due to a voltage drop, by arranging the reference voltage production buffer 31A (or 31B) as illustrated in FIG. 4(a) or FIG. 5 immediately before the positive- or negative-side reference voltage production resistor section 32a or 32b.

According to the present invention, reference voltage wires are provided for connecting semiconductor integrated circuit devices functioning as source drivers in series with one another on the liquid crystal panel, thus taking measures for avoiding a voltage drop in the reference voltage in the source drivers. Therefore, it is possible to provide a liquid crystal driving circuit, a semiconductor integrated circuit device, a reference voltage buffering circuit, and a method for controlling the same, that are suitable for use in a liquid crystal module having a reduced size and a reduced total cost.

INDUSTRIAL APPLICABILITY

The liquid crystal driving circuit, the semiconductor integrated circuit device, the reference voltage buffering circuit, and the method for controlling the same, of the present invention can be used in display devices of various types of electric equipment such as personal computers, television sets, VCRs and video game machines.

15

20

CLAIMS

1. A liquid crystal driving circuit in which a plurality of source driver circuit devices for driving a liquid crystal element are arranged on a liquid crystal panel, the liquid crystal driving circuit comprising:

a reference voltage production circuit for producing a plurality of reference voltages for driving the liquid crystal element; and

a plurality of reference voltage wires for supplying the plurality of reference voltages, produced by the reference voltage production circuit, to the source driver circuit devices, respectively, the reference voltage wires extending through an area on the liquid crystal panel and an area on each of the source driver circuit devices.

The liquid crystal driving circuit of claim 1, each of the source driver circuit devices including:

a plurality of in-chip reference voltage wires extending from one end to the other end of the source driver circuit device for supplying a plurality of reference voltages different from one another;

the same number of branch reference voltage wires branching off from the plurality of in-chip reference voltage wires, respectively;

the same number of buffers for receiving and then

outputting reference voltages supplied from the plurality of
branch reference voltage wires, respectively; and

25

5

- a selection circuit for selecting, as a voltage for driving the liquid crystal element, one of the reference voltages supplied from the plurality of buffers.
- 3. A semiconductor integrated circuit device provided in a liquid crystal module and carrying thereon a source driver circuit for driving a liquid crystal element, wherein the source driver circuit includes:
- a plurality of in-chip reference voltage wires extending from one end to the other end of the semiconductor integrated circuit device for supplying a plurality of reference voltages different from one another;

the same number of branch reference voltage wires branching off from the plurality of in-chip reference voltage wires, respectively;

the same number of buffers for receiving and then outputting reference voltages supplied from the plurality of branch reference voltage wires, respectively; and

- a selection circuit for selecting, as a voltage for driving the liquid crystal element, one of the reference voltages supplied from the plurality of buffers.
- 4. The semiconductor integrated circuit device of claim 3, further including a subdivided voltage production circuit for receiving an output voltage from each of the buffers so as to produce subdivided voltages obtained by subdividing the plurality of reference voltages, and then outputting the subdivided voltages to the selection circuit,

wherein the selection circuit selects one of the subdivided voltages.

- The semiconductor integrated circuit device of claim 3 or 4,
- wherein the buffer has an offset canceling function for reducing a potential difference between an input voltage and an output voltage.
- 6. The semiconductor integrated circuit device of claim 5, wherein the buffer includes:

an operator for receiving an input voltage to the buffer at one terminal and an output voltage of the operator itself at the other terminal, and operating so that the output voltage is equal to the input voltage;

- a capacitor including a first electrode and a second electrode for storing a charge corresponding to a voltage difference between the input voltage and the output voltage;
- $\label{eq:condition} \mbox{an input-side node for introducing the input voltage}$ to the operator;
- $$\rm a$$ first node connected to the first electrode of the $$\rm 20$$ capacitor;
 - a second node connected to the second electrode of the capacitor;
 - a third node for receiving the output voltage from the operator;
- 25 a first switching element provided between the second node and the third node;

25

5

a second switching element provided between the first node and a node on an input side of the operator; and

a third switching element provided between the first node and the third node.

- 7. The semiconductor integrated circuit device of claim 6, further including a closed circuit added to the second node, the closed circuit including therein a fifth switching element for compensating for an electric change in the second node due to switching of the first switching element.
- 8. The semiconductor integrated circuit device of claim 5, wherein:

the buffer includes two buffering circuits arranged in parallel to each other between an input-side node for receiving an externally produced reference voltage as the input voltage and an output-side node for sending out the output voltage; and

each of the buffering circuits includes:

an operator for receiving the input voltage at one terminal and an output voltage of the operator itself at the other terminal, and operating so that the output voltage is equal to the input voltage;

- a capacitor including a first electrode and a second electrode for storing a charge corresponding to a voltage difference between the input voltage and the output voltage;
 - a first node connected to the first electrode of the

25

capacitor;

- a second node connected to the second electrode of the capacitor;
- a third node for receiving an output signal from the 5 $^{\circ}$ operator;
 - a first switching element provided between the second node and the third node;
 - a second switching element provided between the first node and the input-side node;
 - a third switching element provided between the first node and the output-side node; and
 - $\,$ a fourth switching element provided between the third node and the output-side node.
 - 9. A reference voltage buffering circuit provided in a source driver circuit for driving a liquid crystal element of a liquid crystal module, wherein:

the reference voltage buffering circuit comprises two buffering circuits arranged in parallel to each other between an input-side node for receiving an externally produced reference voltage as an input voltage and an output-side node for sending out an output voltage; and

each of the buffering circuits includes:

an operator for receiving the input voltage at one terminal and an output voltage of the operator itself at the other terminal, and operating so that the output voltage is equal to the input voltage;

25

5

- a capacitor including a first electrode and a second electrode for storing a charge corresponding to a voltage difference between the input voltage and the output voltage;
- a first node connected to the first electrode of the capacitor;
 - a second node connected to the second electrode of the capacitor;
 - a third node for receiving an output signal from the $\ensuremath{\mathsf{operator}}$;
 - a first switching element provided between the second node and the third node;
 - a second switching element provided between the first node and the input side of the operator;
 - a third switching element provided between the first node and the output-side node; and
 - a fourth switching element provided between the third node and the output-side node.
 - 10. The reference voltage buffering circuit of claim 9, further comprising a closed circuit added to the second node, the closed circuit including therein a fifth switching element for compensating for an electric change in the second node due to switching of the first switching element.
 - 11. A method for controlling a reference voltage buffering circuit, including two buffering circuits arranged in parallel to each other, each of the buffering circuits including: an operator provided between an input-side node

5

and an output-side node for operating so that an output voltage is equal to an input voltage; a capacitor including a first electrode and a second electrode; a first node connected to the first electrode of the capacitor; a second node connected to the second electrode of the capacitor; a third node for receiving an output signal from the operator; a first switching element provided between the second node and the third node; a second switching element provided between the first node and the input side of the operator; a third switching element provided between the first node and the output-side node; and a fourth switching element provided between the third node and the output-side node, wherein:

in each of the buffering circuits, in an output mode in which a reference voltage is output from the buffering circuit, the third and fourth switching elements are placed in a conductive state while the first and second switching elements are placed in a non-conductive state; and

in a charge storing mode in which the capacitor of the buffering circuit stores a charge, the third and fourth switching elements are placed in a non-conductive state while the first and second switching elements are placed in a conductive state.

- 12. The method for controlling a reference voltage buffering circuit of claim 11, wherein:
- 25 the reference voltage buffering circuit further includes a closed circuit added to the second node, the

25

5

closed circuit including therein a fifth switching element for canceling out an electric change in the second node due to switching of the first switching element; and

when the first switching element is switched between a conductive state and a non-conductive state from one to another, the fifth switching element is switched reversely in an interlocking manner.

13. The method for controlling a reference voltage buffering circuit of claim 11 or 12, wherein:

when switching from a state where one of the two buffering circuits is in the output mode while the other buffering circuit is in the charge storing mode to another state where the one buffering circuit is in the charge storing mode while the other buffering circuit is in the output mode,

the third and fourth switching elements of the other buffering circuit are switched to a conductive state after the third and fourth switching elements of the one buffering circuit are switched to a non-conductive state.


14. The method for controlling a reference voltage buffering circuit of claim 13, wherein:

when the third and fourth switching elements of the one buffering circuit are switched to a non-conductive state, the third switching element is switched to a non-conductive state after the fourth switching element is switched to a non-conductive state; and

when the third and fourth switching elements of the other buffering circuit are switched to a conductive state, the fourth switching element is switched to a conductive state after the third switching element is switched to a conductive state.

ABSTRACT

A source driver 4A arranged on a liquid crystal panel includes therein in-chip reference voltage wires 17 extending from one end to the other end of an LSI chip. The source driver 4A includes therein: branch reference voltage wires 17a branching off from in-chip reference voltage wires 17; reference voltage production buffers 31; a control circuit 30 for controlling the reference voltage production buffers 31; a reference voltage production resistor section 32 for subdividing the reference voltage into values of n steps; voltage level selection circuits 34 each for selecting one of the subdivided voltages; and output buffers 35. Since the reference voltages are supplied to each source driver 4 via wiring for connecting the in-chip reference voltage wires 17 in series with one another, the wiring structure for supplying the reference voltages can be simplified.









FIG. 2

FIG. 3












FIG. 5








FIG. 7








FIG. 8









Docket No.		

(if applicable).

COMBINED DECLARATION/POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor(s), I (we) hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

LIQUID CRYSTAL DRIVING CIRCUIT, SEMICONDUCTOR INTEGRATED CIRCUIT
DEVICE, REFERENCE VOLTAGE BUFFERING CIRCUIT, AND METHOD FOR
CONTROLLING THE SAME
the specification of which

(check one) _____ is attached hereto.
 _____ was filed on ______ as
 _____ United States Application No. ______.

X PCT International Patent Application Number PCT/JP00/05904

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

filed August 31, 2000 and was amended on

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)		Priority Claimed		
11-356898 (Number)	JAPAN (Country)	16/12/1999 (Day/Month/Year Filed)	X Yes No	
(Number)	(Country)	(Day/Month/Year Filed)	Yes No	
(Number)	(Country)	(Day/Month/Year Filed)	Yes No	

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Appln. Serial No.)	(Filing Date)	(Status-patented, pending, abandoned)
(Appln. Serial No.)	(Filing Date)	(Status-patented, pending, abandoned)

I hereby appoint as my attorneys, with full power of substitution and revocation, to prosecute the patent application identified above and to transact all business in the U.S. Patent and Trademark Office connected therewith: Raphael V. Lupo (Reg. No. 28,363); Jack Q. Lever, Jr. (Reg. No. 28,149); Kenneth L. Cage (Reg. No. 26,151); Stanislaus Aksman (Reg. No. 28,562); Michael E. Fogarty (Reg. No. 36,139); Brian E. Ferguson (Reg. No. 36,801); Robert W. Zelnick (Reg. No. 36,976); Edward E. Kubasiewicz (Reg. No. 30,020); Paul Devinsky (Reg. No. 28,553); and Wilhlem F. Gadiano (Reg. No. 37,136); Laura A. Donnelly (Reg. No. 38,435); Craig L. Plastrik (Reg. No. 41,254), David A. Spenard (Reg. No. 37,449)

Please address all correspondence and telephone calls to:

Jack Q. Lever, Jr.
McDERMOTT, WILL & EMERY
600 13th Street, N.W.
WASHINGTON, D.C. 20005-3096
Telephone: 202-756-8000

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.



Full name of sole or first inventor Yasuyuki DOI

Inventor's signature Yasuyuki DoI Date December 7, 2001

Residence 5-17-1, Tenjin, Nagaokakyo-shi, Kyoto 617-0824, Japan YOX

Post Office Address SAME AS ABOVE Citizenship Japan

Full name of second inventorTetsuro OOMORI	
Inventor's signature <u>Tetsuro OOMORI</u> Residence <u>1-31-3, Shodai-minamimachi, Hirakata-shi, C</u>	<u> Saka 573-1155, Japan</u>
Post Office Address SAME AS ABOVE	_ Citizenship Japan
Full name of third inventor <u>Kazuyoshi NISHI</u>	
Inventor's signature Kazuyoshi NISHI	
Residence 39-1-202, Deguchi, Mozume-cho, Muko-shi,	
Post Office Address SAME AS ABOVE	Citizenship Japan